


Fig. 1

Ė

₹:







Fig. 3A

Ė

7.







Fig. 3C

=: ...







Fig. 4A

Ė

₹1. . .




```
ENTITY FXUCHK IS
                                                  IN std_ulogic:
               PORT(
                            SIN
                                                  IN std ulogic:
                            Q IN
                                                  IN std ulogic:
                            RIN
                                                                                             450
                                                  IN std ulogic:
                            clock
                                                  OUT std_ulogic_vector(0 to 1);
                            fails
                                                  OUT std_ulogic_vector(0 to 2);
                            counts
                                                  OUT std_ulogic_vector(0 to 1);
                            harvests
                       );
         -!! BEGIN
-!! Design Entity: FXU;
          --!! Inputs
         -!! S_IN =>
-!! Q_IN =>
-!! R_IN =>
-!! CLOCK =>
                                        B.C.S;
                                        A.Q;
                                        clock;
          -!! End Inputs
          -!! Fail Outputs;
         -!! 0 : "Fail message for failure event 0";

-!! 1 : "Fail message for failure event 1";

-!! End Fail Outputs;
                                                                                                         440
                                                                    451
          -!! Count Outputs;
          -!! 0 : <event0> clock;
         -!! 1 : <event1> clock;
          -!! 2: <event2> clock;
          --!! End Count Outputs;
          -!! Harvest Outputs;
         -!! 0 : "Message for harvest event 0";-!! 1 : "Message for harvest event 1";-!! End Harvest Outputs;
457 < -!! End;
          ARCHITECTURE example of FXUCHK IS
          BEGIN
                 ... HDL code for entity body section ...
           END;
```

Fig. 4C






Fig. 4E






Fig. 5A




Ē

Fig. 5B



Ē







Fig. 7



F16. 8


(Prior Ant)

: :

> FIG. 8A (Prior Art)

entity Frm Is PORT (... ports for outily Esm ARCHETECTURE FSM of FSM IS BEGIN ... HOL cacle For FSM and restofthe entity ... fsm-state(0 to 2) (... signal 801 --!! Embedded FSM: example FSM; --!! clock : (FSM_clock); : (Fin-state (0+02)) state_vector STatesstate-encoting: ('000', '001', '000', '011', 100', | arcs | (50=>56, 50=>51,50=>52; | 51=>52,51=>53,52=>2) ! arcs -- !! end fish; EWD;

F16, 88




FI6. 9

10343

64. 104 10B 1032 2 COUNTY SOUNT SOUNT MOON COUNT とのこと SOUN V なりで、 € **₹** Ainstantiation identifier なりもなりもなりできるとして、

Cinst autical



. count . event_1124] BZ, court. event_1108];

** TOTAL PAGE.03 **

Entity X Is	
PORT (-:	
ARCHITECTURE example OF X IS	-
PEGIW	
	i
HOLCODE FOR X	
1 V.V.	
I PORT MAP (: - 122)	
1 AC	
B <= \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
· と (
	1
! [count, countramed, clock] <= Y. P. 3 1230	
! [count, countnamed, clock] = Y. P; \$ 1230 !! QEY. [Bl. count. count] AND A; 31232 !! [fail, Failnemeds, Fail msg] == = Q XOR B; 31234 !! [harvest, harvestnamed, "harvest meg"] == B ANDC; 31236	
! [fail, Failnemed), Failney Jet Q XOR Bj \$ 1239	
! L'harvest, harvest name of, harvest may 1 = 18 AND C; S1276	-
	ı
r. m	1
ENV	
· · · · · · · · · · · · · · · · · · ·	

FIG. 128